Introduction
Junctionless nanowire transistors (JNTs) are heavily-doped gated resistors made of thin N + or P + semiconductor nanowires with a doping concentration ranging from 10 19 to 10 20 cm -3 [1] . Their physics is different from that of conventional inversion-mode (IM) and accumulation-mode (AM) field-effect transistors (FETs). To turn off a junctionless device, its geometries must be small enough to allow full depletion of the channel region and a proper gate work function must be used. JNTs present a number of advantages such as significantly lower electric field perpendicular to the current flow above threshold voltage than conventional IM and AM FETs [2, 3] . Several studies on the performance of JNTs can be found in the literature [4] [5] [6] [7] [8] [9] . In this paper, the subthreshold swing (SS), drain-induced barrier lowering (DIBL) and on/off current ratio of short channel JNTs are compared with those of conventional triple-gate IM MOSFETs. Figure 1 , respectively. All devices are designed to have the same threshold voltage of 0.5V, which is achieved by tuning the metal gate work function. The simulations are carried out using two carriers, the drift-diffusion model, doping concentration dependent and electric field dependent carrier mobility models. Shockley-Read-Hall (SRH) recombination model is also included in the simulations to account for leakage currents. Figure 2 shows the I off -I on plots of JNTs and IM devices for L gate =25nm and L gate =10 nm. An additional doping concentration (N D =10 20 cm -3 ) in the source/drain regions of the JNTs increases their current drive, due to lower source/drain resistances. 
Device Design and Simulation

Results and Discussion
For a 25 nm gate length and at the same off-current, IM devices have larger on-current than JNTs but when the gate length is decreased to 10 nm, the on/off current ratio becomes larger in the JNTs than in the IM MOSFETs. This conclusion holds for ideal IM devices (L ov =0 nm) and for IM devices with gate overlap. IM devices with gateunderlap have a similar on/off current ratio to that of the JNTs. A gate overlap with source/drain regions in IM devices leads to a degraded on/off current ratio, especially at very short gate lengths, as the effective gate length is -1 0 6 -
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shorter than the physical gate length. This confirms the importance of JNTs as they don't suffer from dopant diffusion from source/drain regions into the channel region. Figure 3 shows DIBL of JNTs and IM devices for L gate =25nm and L gate =10nm. Any increase in the nanowire width or height, results in a degradation of the DIBL, due to a degradation of gate control over the channel charges. Furthermore, increasing the nanowire width for a fixed nanowire height yields a substantially larger degradation of DIBL than increasing the nanowire height for a fixed nanowire width, and this degradation is smaller in JNTs than in IM devices (Fig. 3(b) ). Moreover, JNTs have better DIBL at L gate =10 nm than any IM device (with or without overlap). At L gate =25 nm, JNTs have better DIBL than the ideal IM devices (L ov =0 nm) and the IM devices with gate overlap (L ov =2 nm). The reason for better DIBL in JNTs is that there is no space-charge region induced by source/drain junctions in the channel region, contrary to conventional IM devices. The IM devices with gate overlap have larger DIBL than all other devices as their effective gate length is smaller than the nominal gate length, and this results in much larger DIBL at L gate =10 nm. Figure 4 illustrates the SS of JNTs and IM devices for L gate =25nm and L gate =10nm. It is observed that JNTs have better SS at L gate =10 nm than the conventional IM devices. Furthermore, as it was the case for the DIBL, increasing the nanowire height or nanowire width, degrades the SS in both type of devices. However, increasing the nanowire width at fixed nanowire height causes substantially more degradation of SS than increasing the nanowire height at fixed nanowire width in triple-gate nanowire devices. 
Conclusions
JNTs exhibit better short-channel effect control and a larger on/off current ratio than IM triple-gate devices for a gate length equal to 10 nm. Increasing the height of the silicon nanowire at fixed nanowire width as well as using additional doping concentration in the source/drain regions of JNTs, considering an optimized gate-underlap, increases the drive current with limited loss of control on short channel effects in JNTs.
